Skip to content
Ultra-low latency trading on AMD Alveo

AAT-ITCH/OUCH

FPGA-based trading platform delivers a deterministic, ultra-low-latency pipeline fully compatible with ITCH and OUCH protocols. Built on the X3522-PV and powered by Design Gateway's Low-Latency Ethernet IP, the system accelerates ITCH market-data decoding and OUCH order-entry generation directly in hardware, alongside Ethernet and TCP/UDP offload.

Product Overview

This unified FPGA pipeline eliminates software jitter, reduces CPU load, and ensures consistent tick-to-trade performance during high-volume market bursts. Custom trading logic can be integrated quickly through an HLS/C++ module with sample PCAPs, replay tools, and reference algorithms.

System Block Diagram

Coming Soon — block diagram placeholder

🔍︎ Click to enlarge image

A Complete View of AAT-ITCH/OUCH on FPGA

Watch on YouTube

Feature

Documentation

Access comprehensive technical documentation, datasheets, and implementation guides for the Low-Latency Ethernet IP and AAT platform.

Demo Instruction Request Demo
Demo Documentation is currently under preparation. For early access, please contact us.
Free Demo is available upon request. Contact us to access the demo package.

Additional Resources

AAT-ITCH/OUCH Overview

Watch on YouTube

How to engage

Ready to evaluate or deploy?

  1. Contact FinoLogic with your use-case, expected traffic profile, and target latency requirements.
  2. Provide sample market data (anonymized) and reference trading scenarios.
  3. We will review and propose an engagement plan (evaluation, pilot, or custom integration).

FAQ

What platforms are supported?

The AAT ITCH/OUCH solution is optimized for the AMD Alveo X3522-PV platform, delivering minimum latency performance and protocol support.

Can I integrate my own trading logic?

Yes. The system provides an HLS/C++ module where you can integrate custom trading algorithms. We include reference implementations and sample PCAPs to accelerate development.

Do you provide reference designs?

Yes — complete reference designs with pre-integrated DG Low-Latency IP, ready-to-build Vivado projects, and example applications are included in the evaluation package.

What about market data recovery?

The platform includes snapshot and re-request mechanisms for fast state recovery, plus sequence gap detection to maintain feed consistency even during high-throughput market bursts.